

06/27/00  
JCE48 U.S. PTO

06-28-00  
IN THE UNITED STATES  
PATENT AND TRADEMARK OFFICE

PATENT APPLICATION

Vivian Wanda Ryan  
Thomas Herbert Shilling

"Express Mail" mailing label  
number 2696822733905  
Date of Deposit 6-27-00  
I hereby certify that this application is  
being deposited with the United States Postal  
Service "Express Mail Post Office to  
Addressee" service under 37 CFR 1.10 on the  
date indicated above and is addressed to the  
Commissioner of Patents and Trademarks  
Washington, D.C. 20231  
Mary Ellen Daish  
(Printed name of person mailing paper or fee)  
Mary Ellen Daish  
(Signature of person mailing paper or fee)

CASE 16-2

TITLE An Integrated Circuit And A Method Of Manufacturing An Integrated Circuit

ASSISTANT COMMISSIONER FOR PATENTS  
WASHINGTON, D.C. 20231

SIR:

NEW APPLICATION UNDER 37 CFR § 1.53(b)

Enclosed are the following papers relating to the above-named application for patent:

- Specification
- 4 Informal Sheets of drawing(s)
- 3 Assignment(s) with Cover Sheet
- Declaration and Power of Attorney


CLAIMS AS FILED				
	NO. FILED	NO. EXTRA	RATE	CALCULATIONS
Total Claims	15 - 20 =	0	x \$18 =	\$0
Independent Claims	3 - 3 =	0	x \$78 =	\$0
Multiple Dependent Claims, if applicable			+ \$260 =	\$0
Basic Fee				\$690
			<b>TOTAL FEE</b>	<b>\$690</b>

Please file the application and charge **Lucent Technologies Deposit Account No. 12-2325** the amount of \$690, to cover the filing fee. Duplicate copies of this letter are enclosed. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit **Deposit Account No. 12-2325** as required to correct the error.

The Assistant Commissioner for Patents is hereby authorized to treat any concurrent or future reply, requiring a petition for extension of time under 37 CFR § 1.136 for its timely submission, as incorporating a petition for extension of time for the appropriate length of time if not submitted with the reply.

Please address all correspondence to **Docket Administrator (Room 3C-512), Lucent Technologies Inc., 600 Mountain Avenue, P.O. Box 636, Murray Hill, New Jersey 07974-0636**. However, telephone calls should be made to me at 610-712-3766.

Respectfully,

  
Anthony Grillo  
Reg. No. 36535  
Attorney for Applicant(s)

Date: 6/27/00

JCE48 U.S. PTO  
09/604519  
06/27/00

**Lucent Technologies Inc.**  
**600 Mountain Avenue (Room 3C-512)**  
**P.O. Box 636**  
**Murray Hill, New Jersey 07974-0636**

002290 67540360

## **AN INTEGRATED CIRCUIT AND A METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT**

### **Field of the Invention**

5       The present invention relates generally to integrated circuits and  
packaging and, more particularly, to providing mechanisms and methods to assess an  
integrated circuit.

### **Background of the Invention**

10       Integrated circuits are typically fabricated with multiple levels of patterned  
metallization electrically separated by interlayer dielectrics that contain vias at selected  
locations to provide electrical connections between the patterned metallization layers. As  
integrated circuits are scaled to smaller dimensions in a continual effort to provide  
increased performance (e.g., by increasing device speed and providing greater circuit  
functionality within a given area chip), the interconnect line width dimension becomes  
increasingly narrow and the number of metal levels increases. This renders them more  
15       susceptible to deleterious effects such as fracture induced by delamination of mold  
compound and stress migration. Stress migration refers to mass transport of the  
interconnect material in response to mechanical stress gradients present in the  
interconnects which result from thermal expansion coefficient mismatches and  
compliance mismatches between the conductive runners and surrounding (e.g., overlying  
20       and/or underlying) dielectric materials or mold compounds.

25       Depending on the thermal history, the stress may be either compressive or  
tensile. Tensile stress can cause void formation, whereas compressive stress can cause  
hillock formation. Voids continue to grow to reduce the stress until it is energetically  
unfavorable for them to continue to grow, and migrating voids may also coalesce with  
other voids thus providing an effective void growth mechanism. For instance, consider  
the process of depositing an interlayer dielectric over an aluminum (Al) line (often  
termed "runner") which rests on a substrate or other dielectric material overlying a  
semiconductor substrate. Typically, such deposition is performed by chemical vapor

deposition (CVD). After deposition, as the structure cools toward room temperature, the aluminum line, having a thermal expansion coefficient much greater than the interlayer dielectric, wishes to contract more than the overlying interlayer dielectric.

5 The interlayer dielectric, which has very good adhesion to the aluminum layer, prevents the aluminum line from contracting to its desired equilibrium length, thus resulting in a tensile stress in the aluminum line. The tensile stress is greatest at the edges of the line and decreases toward the center; hence there is a non-zero tensile stress gradient across the width of the line. This stress gradient corresponds to a chemical potential gradient that represents a thermodynamic driving force for mass transport.

10 Accordingly, aluminum atoms diffuse to reduce the overall strain energy in the aluminum line. Over time, typically many months or several years, this mass transport of the conductive layer generates voids in the conductive runners that can lead to failure. The voids may entirely traverse the line (i.e., open circuit), or may reduce the cross-sectional area through which current may be conducted such that electromigration effects are

15 exacerbated and/or current conduction causes a catastrophic thermal failure event.

Essential to assessing the stress migration properties of conductive runners, is a method for evaluating these effects. Particularly, such methods should provide a mechanism that provides easy assessment of potential stress problems.

#### Summary of the Invention

20 The present invention is directed to an apparatus and process to assess the occurrence or the likelihood of a failure in an integrated circuit. The process includes forming a conductive region such as a runner about the periphery of a substrate or die. The conductive region may be located at one or more different metallization layers within the integrated circuit. The conductive region is coupled to one or more of the bond pads.

25 The die is assessed by measuring the resistance, conductivity, cross talk or other electrical characteristics on the conductive region via the bond pads. The assessment can then be used to predict whether, for example, the runners formed in the integrated circuit have failed or are likely to fail.

It is to be understood that both the foregoing general description and the following detailed description are exemplary, but are not restrictive, of the invention.

### Brief Description of the Drawing

5 The invention is best understood from the following detailed description when read in connection with the accompanying drawing. It is emphasized that, according to common practice in the semiconductor industry, the various features of the drawing are not to scale. On the contrary, the dimensions of the various features are arbitrarily expanded or reduced for clarity. Included in the drawing are the following figures:

10 Fig. 1 is a top view of an integrated circuit in a state of partial manufacture according to an illustrative embodiment of the present invention;

Fig. 2 is a schematic diagram of the integrated circuit shown in Fig. 1 along line 2-2;

15 Figs. 3a and 3b are exploded views of a segment of the integrated circuit shown in Fig. 2;

Fig. 4 is a top view of the integrated circuit according to another illustrative embodiment of the present invention;

Fig. 5 is an exploded view of the integrated circuit according to a further illustrative embodiment of the present invention; and

20 Figure 6 is a block diagram of an integrated circuit under test according to an illustrative embodiment of the present invention.

### Detailed Description of the Invention

Briefly, the illustrative embodiment of the present invention provides an apparatus and process to assess the occurrence or the likelihood of a failure in an

integrated circuit. The process includes forming a conductive region such as a runner about the periphery of a substrate or die. The conductive region may be located at one or more different metallization layers within the integrated circuit. The conductive region is coupled to two or more of the bonds pads. The die is assessed by measuring the  
5 resistance, conductivity, cross talk or other electrical characteristics on the conductive region via the bond pads. The assessment can than be used to predict whether, for example, the runners formed in the integrated circuit have failed or are likely to fail.

Referring now to the drawing, wherein like reference numerals refer to like elements throughout, Fig. 1 is a top view of a die or substrate 10 according to the  
10 present invention. Fig. 2 is schematic diagram of the integrated circuit shown in Fig. 1 along line 2-2. The die 10 includes bond pads 20 and conductive regions 30a, 30b, and 30c. The conductive regions 30a, 30b, and 30c may be formed from a conductive material such as a metal, a metal alloy, a conductive silicide, a conductive nitride, a  
15 conductive organic polymer, or combinations thereof. The metals may include copper, aluminum, tungsten, titanium, or combinations thereof. The bond pads 20 may be formed in a star burst, square, rectangle, circle, or other shape.

Further, the material for the conductive regions 30a, 30b, and 30c may be selected to be the same as or substantially the same as the materials forming the  
20 conductive regions 40. The conductive regions 30a, 30b, and 30c may be formed when the conductive 40 regions are formed. Conductive regions 40 are, for example, runners or inter-level interconnects (e.g., plugs) for interconnecting devices formed in the die 10. In other words, conductive regions 40 are used to interconnect the structures in the die 10 to form an integrated circuit.

Typically, stresses associated with the manufacturing process to form  
25 integrated circuits are expressed to a greater extent at the periphery of a die. For example, the stress exerted on the die increases from the center of the die 50 towards the outer region 60. As described above, this occurs because of mismatches between the materials used to form the conductive regions 30a, 30b, 30c, and 40 and other materials forming the integrated circuit. The other materials include the inter-level dielectrics,  
30 mold compounds, and the substrate or die 10.

004290 67540360

The conductive regions 30a, 30b, and 30c may be located in an number of areas relative to the die. For example, the conductive regions 30a, 30b, and 30c may be formed at the periphery or outer area of the die. Alternatively, the conductive regions 30a, 30b, and 30c may be formed between the outer edge of the die 10 and the bond pads 20. In another embodiment, the conductive regions 30a, 30b, and 30c may be formed closer to the outer edge 15 than the conductive regions 40. The conductive regions 30a, 30b, and 30c may also be positioned so that they experience forces equal to or greater than the forces exerted on the conductive regions 40 and are coupled to the bond pads 20 for ease of testing. In a further alternative embodiment, at least one of the conductive regions 30a, 30b, and 30c may be formed on the die 10 or other layer and connected to at least two bonds pads that may be used during the testing of the conductive region.

The different rates of expansion cause stress between one or all of the die, a mold compound 80 formed on the die, an inter-level dielectric (not shown), and the conductive regions. These stresses may cause the conductive regions to fail. The largest amount of stress should be exerted on the conductive regions 30a, 30b, and 30c because they are formed towards the outer region 60 of the die 10. As a result, the conductive regions 30a, 30b, and 30c are more likely to fail because a greater amount of stress is exerted on the conductive regions 30a, 30b, and 30c. Accordingly, failure of the conductive regions 30a, 30b, and 30c may be used to predict failure of the conductive regions 40. Thus, a determination that conductive regions 30a, 30b, and 30c have failed or are likely to fail may be used to reject the die 10 or require that the die 10 undergo more extensive tests to determine whether the die 10 should be rejected.

The bond pads 20 and the conductive regions 30a, 30b, and 30c may be formed on the same metallization layer or on different metallization layers. In the later case, the bond pads may be interconnected with conductive regions using plugs.

Failure of the conductive regions 30a, 30b, and 30c may be determined by measuring changes in the electrical characteristics of the conductive regions using well known techniques. For example, resistance or changes in resistance over time may be measured for the conductive regions 30a, 30b, and 30c. The conductance of the conductive regions 30a, 30b, and 30c may be measured. The occurrence of cross talk between two or more of the conductive lines may be measured. These are exemplary

tests. Anyone of a number of known tests for evaluating conductive materials may be used.

In addition to measuring the electrical characteristics of the conductive regions, the die may be subjected to thermal, electrical, and/or other stresses to induce failure of the conductive regions. In this way, the measured electrical characteristics of the conductive regions may be used to predict the likelihood of failure of the conductive runners 40 or the likelihood that the conductive runners will fail within a certain specified time or under certain conditions. In other words, the conductive regions may be used to assess aspects of the integrated circuits performance during stress testing. This may allow for more rapid and reduced cost testing to determine the effects of stress on conductive regions formed in the integrated circuit.

The electrical characteristics of the conductive regions are measured by electrically coupling the bond pads 20 that are coupled to the conductive regions 30a, 30b, and 30c to a tester 300 (see Fig. 6) using probes 305 (see Fig. 6) or other suitable means for forming an electrical connection between the bond pads 20 and the tester 300 for evaluating the conductive regions. Testing may be performed at a number of different points during the manufacture of the die 10. These include before or after the formation of (1) one or more dielectric layers, (2) a passivation layer, or (3) a molding compound, on the die 10. Each of these layers or processes for forming these layers may induce stresses on the conductive regions 30a, 30b, 30c, and 40. Once an electrical test assessment has been performed on one or more of the dies 10, the data may be used to reject or accept the lot from which the dies(s) 10 have been selected for testing. Alternatively, each of the dies 10 may be tested given the potential ease and low cost testing enabled by the illustrative embodiment.

As shown in Figs. 3a and 3b, the spacing between the conductive regions 30a, 30b, and 30c may be varied to assess stress effects across different regions of the die 10. For example, the spacing X1 between conductive regions 30a and 30b may be less than the spacing X2 between conductive regions 30b and 30c. As a result, the deleterious effects of stresses on closely spaced conductive regions (e.g., runners or interconnects) may be detected. While Fig. 3a illustrates that the spacing X1 is greater than X2, this may be reversed (see Fig. 3b) so that the spacing X2 is greater than X1. Three



conductive regions 30a, 30b, and 30c are shown for illustrative purposes, however, one or more conductive regions may be included on the die. For example, one conductive region 30 or five conductive regions 30 may be formed on the die 10.

Fig. 4 illustrates an alternative embodiment of the present invention. In Fig. 4, corner regions 75 of the conductive regions 70 have a 45 degree ( $\theta$  is  $45^\circ$ ) chamfer so the stresses that radiate from the center 50 of the die towards the corners of the die are substantially perpendicular to the corner regions 75. In this way, the amount of hoop stress on the long axis of the conductive regions 70 in the corner regions 75 is increased.  $\theta$  may be between  $0^\circ$  and  $90^\circ$ . The conductive regions 70 are assessed using the same process discussed above with regard to Figure 1.

Fig. 5 illustrates a further illustrative embodiment of the present invention. In this embodiment, the heights Y1, Y2, Y3, Y4, and Y5 of the conductive regions are varied with respect to the upper surface 100 of the die 10. This may be accomplished by forming vias or openings having different depths in an underlying layer and depositing a conductive layer. The conductive layer is patterned using well-known lithography and etching techniques. Multiple etching and lithography steps may be used to form the variable height conductors. Similarly, multiple etching and lithography steps may be used to form the variable depth openings or vias.

The variable height conductive regions accentuate the stress on the conductive regions at different locations along the heights of the different conductive regions. For example, stresses will be exerted on conductive region 200 at region 205 or at a height of Z1 from the bottom of the conductive region 200. This is different from conductive region 210 where the conductive region extends beyond the via at a different height Z2 than the conductive region 210. Stresses will be exerted on conductive region 210 at region 215. As a result, differences that may cause failure in the materials forming the conductive regions such as those caused by material gradients in the conductive runners may be identified.

For example, consider conductive regions that are formed from copper. Dopants are incorporated in the copper (Cu) films from electroplating baths or can be deliberately co-plated. Typically, dopants include brighteners (e.g., propane sulfonic acid

derivatives), carriers (e.g., polyalkylene glycols), levelers (e.g., sulfonated alkanes with amine, amide, disulfide functional groups), and chloride ions. The dopants naturally form gradients along the thickness of the copper films, as they are grown. Carbon can be one of the most conspicuous elements present in copper films after electroplating. The concentration of carbon usually increases from top to bottom of the copper film. The presence of these additional elements and materials in a copper film, particularly if they vary across the thickness of the film, may cause weak spots in the copper film. The embodiment shown in Fig. 5 provides a mechanism to focus stress on potential weak spots in the conductive regions to assess whether the conductive regions have failed or are likely to fail.

Fig. 6 is a block diagram illustrating an integrated circuit 310 including conductive regions 30a, 30b, and 30c under test using a tester 300. The tester includes probes 305 that are coupled to bond pads for testing the conductive regions 30a, 30b, and 30c.

Although the invention has been described with reference to exemplary embodiments, it is not limited to those embodiments. Rather, the appended claims should be construed to include other variants and embodiments of the invention that may be made by those skilled in the art without departing from the true spirit and scope of the present invention.

What is Claimed:

- 1                   1.       An integrated circuit comprising:  
2                   a substrate;  
3                   a plurality of bond pads formed above the substrate; and  
4                   a first conductive region formed at an outer region of the substrate and  
5                   coupled to at least two of the plurality of bond pads.
- 1                   2.       The integrated circuit of claim 1 wherein the first conductive  
2                   region surrounds the plurality of bond pads.
- 1                   3.       The integrated circuit of claim 2 wherein the first conductive  
2                   region has a chamfered region.
- 1                   4.       The integrated circuit of claim 1 further comprising:  
2                   second conductive regions adapted to interconnect devices formed in the  
3                   integrated circuit,  
4                   wherein the first conductive region is separate from the devices.
- 1                   5.       The integrated circuit of claim 1 wherein the first conductive  
2                   region comprises at least two separate first conductive regions.
- 1                   6.       The integrated circuit according to claim 5 wherein the at least two  
2                   separate first conductive regions have a varying height relative to an upper surface of the  
3                   substrate.
- 1                   7.       The integrated circuit according to claim 1 wherein the first  
2                   conductive region is formed at the periphery of the integrated circuit.
- 1                   8.       The integrated circuit of claim 1 wherein the first conductive  
2                   region comprises at least two separate conductive regions, each of the separate  
3                   conductive regions coupled to at least two of the plurality of bond pads.
- 1                   9.       A test system adapted to test the integrated circuit of claim 1  
2                   comprising:  
3                   a tester configured to test an electrical characteristic of the first region via  
4                   the at least two bond pads.

1                   10.    An integrated circuit comprising:  
2                   a substrate;  
3                   a plurality of bond pads; and  
4                   a conductive runner formed on the substrate and around the plurality of  
5 bond pads, the conductive runner electrically coupled to at least two of the plurality of  
6 bond pads.

1                   11.    The integrated circuit of claim 10 further comprising a plurality of  
2 the conductive runners.

1                   12.    The integrated circuit according to claim 11 wherein at least two of  
2 the plurality of the conductive runners a varying height relative to an upper surface of the  
3 substrate.

1                   13.    The integrated circuit of claim 10 wherein the conductive runner  
2 has a chamfered region.

1                   14.    The integrated circuit of claim 10 further comprising:  
2 devices formed on the integrated circuit; and  
3 circuit conductive runners adapted to interconnect the devices to form a  
4 circuit;  
5 wherein the conductive runners are separate from the devices.

1                   15.    A method of manufacturing an integrated circuit including the  
2 steps of:

3                   forming at least two bond pads above a substrate;

4                   forming a conductive region above and at a region positioned between the  
5 at least two bond pads and an outer edge of the substrate; and

6                   electrically coupling the bond pads to the conductive region, the  
7 conductive region not electrically coupled to devices formed on the substrate.

## **AN INTEGRATED CIRCUIT AND A METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT**

### **ABSTRACT**

An apparatus and process to assess the occurrence or the likelihood of a failure in an integrated circuit. The process includes forming a conductive region such as a runner about the periphery of a substrate or die. The conductive regions may be located at one or more different metallization layers within the integrated circuit. The conductive region is coupled to one or more of the bond pads. The die is assessed by measuring the resistance, conductivity, cross talk or other electrical characteristics on the conductive region via the bond pads. The assessment can then be used to predict whether, for example, the runners formed in the integrated circuit have failed or are likely to fail.

002250-6T540360

Fig. 1




Fig. 2





Fig. 3a



002290 6F540960

Fig. 3b




Fig. 4




Fig. 5







Fig. 6



002250 "6F540360

IN THE UNITED STATES  
PATENT AND TRADEMARK OFFICE

Declaration and Power of Attorney

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled **An Integrated Circuit And A Method Of Manufacturing An Integrated Circuit** the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

I acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

None

I hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

None

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

Thomas J. Bean	(Reg. No. 44528)
Lester H. Birnbaum	(Reg. No. 25830)
Richard J. Botos	(Reg. No. 32016)
Jeffery J. Brosemer	(Reg. No. 36096)
Kenneth M. Brown	(Reg. No. 37590)
Donald P. Dinella	(Reg. No. 39961)
Martin I. Finston	(Reg. No. 31613)
William S. Francos	(Reg. No. 38456)
Barry H. Freedman	(Reg. No. 26166)
Julio A. Garceran	(Reg. No. 37138)
Jimmy Goo	(Reg. No. 36528)
Anthony Grillo	(Reg. No. 36535)
Stephen M. Gurey	(Reg. No. 27336)
John M. Harman	(Reg. No. 38173)
Matthew J. Hodulik	(Reg. No. 36164)
Michael B. Johannesen	(Reg. No. 35557)
Mark A. Kurisko	(Reg. No. 38944)
Irena Lager	(Reg. No. 39260)
John B. MacIntyre	(Reg. No. 41170)
Christopher N. Malvone	(Reg. No. 34866)
John F. McCabe	(Reg. No. 42854)
Scott W. McLellan	(Reg. No. 30776)
Martin G. Meder	(Reg. No. 34674)
John C. Moran	(Reg. No. 30782)
Michael A. Morra	(Reg. No. 28975)
Gregory J. Murgia	(Reg. No. 41209)
Claude R. Narcisse	(Reg. No. 38979)
Joseph J. Opalach	(Reg. No. 36229)
Neil R. Ormos	(Reg. No. 35309)
Eugen E. Pacher	(Reg. No. 29964)
Jack R. Penrod	(Reg. No. 31864)
Gregory C. Ranieri	(Reg. No. 29695)
Scott J. Rittman	(Reg. No. 39010)
Ferdinand M. Romano	(Reg. No. 32752)
Eugene J. Rosenthal	(Reg. No. 36658)
Bruce S. Schneider	(Reg. No. 27949)
Ronald D. Slusky	(Reg. No. 26585)
David L. Smith	(Reg. No. 30592)
Ozer M. N. Teitelbaum	(Reg. No. 36698)
John P. Veschi	(Reg. No. 39058)
David Volejnicek	(Reg. No. 29355)
Charles L. Warren	(Reg. No. 27407)
Jeffrey M. Weinick	(Reg. No. 36304)
Eli Weiss	(Reg. No. 17765)

Please address all correspondence to the Docket Administrator (Rm. 3C-512), Lucent Technologies Inc., 600 Mountain Avenue, P. O. Box 636, Murray Hill, New Jersey 07974-0636. Telephone calls should be made to Anthony Grillo by dialing 610-712-3766.

Full name of 1st joint inventor: Vivian Wanda Ryan

Inventor's signature Vivian Wanda Ryan Date 22 June 2000

Residence: Washington, Warren County, New Jersey

Citizenship: United States of America

Post Office Address: 142 Bryans Road  
Washington, New Jersey, 08827

Full name of 2<sup>nd</sup> inventor: Thomas Herbert Shilling

Inventor's signature Thomas Herbert Shilling Date 22 June 2000

Residence: MACUNIE, LEHIGH County PA  
~~Doylestown, Bucks County, Pennsylvania~~ (T.S.)

Citizenship: United States of America

Post Office Address: ~~98 Steeplechase Drive~~  
~~Doylestown, Pennsylvania, 18901~~

2651 FIELDVIEW DR  
MACUNIE, PA 18062

002290 5450360